FPGA Notes

要在EDK中把Reset Active High改成 Active Low，需要改以下两个地方：

1. Reset Port
PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 1, SIGIS = RST

2. proc_sys_reset
PARAMETER C_EXT_RESET_HIGH = 1